

Upstream technologies

Marc Duranton, JF Lavignon

EXDCI-2 General Presentation



The EXDCI-2 project has received funding from the European Unions Horizon 2020 research and innovation programmed under grant agreement no. 800957.

Introduction

- HPC walls
 - Frequency
 - Memory
 - Scaling
- Research ecosystem in Europe
 - Photonics : photonics21
 - Electronics: ECSEL JU AENEAS
 - 3 RTO : CEA/LETI, Fraunhofer, IMEC
- Discussion around workshops
 - Nov 2018
 - Nov 2019

EXDCI-2 General Presentation



Active discussions on

- What are the most relevant technologies and/or new architectures for future HPC/edge systems;
- How to accelerate the uptake of these technologies/architectures;
- How Europe can develop a value chain for these new approaches and get a strong position.
- As results
 - Set a list of promising technologies/architectures relevant for future HPC/edge systems and meaningful to develop in Europe;
 - Some indications of what will be required for them to emerge;
 - Be in position to write short but credible "science fiction success story" for some of these high potential technologies.



We need to reinvent







Extreme Dr

& Computing Initiative

New way to represent information

• Trade-off precision/cost of compute ie precision 64b/32b/16b/8b

0

• 1

Classical Bit

Qubit

• Different data representation ie spikes

- Qbits
- Analog coding of information



December 3, 2019

New architectures

- Processor in memory
- Data flow
- Neuromorphic
- Graph computing
- Simulated annealing
- Quantum annealing
- Quantum computing







Tensor Processing Unit (TPU)

- 30-80x TOPS/watt vs. 2015 CPUs and GPUs.
- 8 GiB DRAM.
- 8-bit fixed point.
- o-bit lixed poi
- 256x256 MAC unit.
- Support for data reordering, matrix multiply, activation, pooling, and normalization.



Figure 3. TPU Printed Circuit Board. It can be inserted in the slo for an SATA disk in a server, but the card uses PCIe Gen3 x16.





December 3, 2019

Hybrid CMOS – new material

NVM •

Silicon photonics

Memristive technologies •

New materials

Analog computing ۲





A: 2000







52642565

- Silicon process
- AI oriented and neuromorphic architectures
- New technologies and PIM
- Silicon photonics and analog computing
- Transversal challenges, wrap up and next steps



December 3, 2019

Leti NanoSheets will be in production for 3nm node







- A major evolution of High Performance processor architecture required to cope with data deluge and energy efficiency
 - 3D technologies to provide heterogeneous integration
 - Many available products: HBM, 2.5D interposers
- Chiplet Partitioning & Active Interposer
 - More & more WW interest
 - CHIPLET: enabler for Yield, cost control, heterogenity, Genericity, Specialisation
 - ACTIVE interposer: enabler for Smart functions Interconnect + Power Management + SoC infrastructure
- Proof of Concept achieved
 - 96 core demonstrator
 - FDSOI 28nm energy efficient chiplet + 65nm Smart Interposer
 - Scalable concept

IntAct performances to be published at ISSCC







Terabit/s/mm2 achievable

| 11



- D2W direct hybrid bonding
 - Reduced chip-to-chip pitch : 3-5µm foreseen
 - Reduced chiplet-to-chiplet gap
 - Better thermal coupling & reliability

• Towards ultimate pitch thanks to 3D Sequential

- CoolcubeTM CEA concept
- Combination of sequential / parallel techologies for the best trade-off performances / cost

• Partitionning & CAD aspects

- Co-design between chiplet \Leftrightarrow interposer \Leftrightarrow package mandatory
- Assembly Design Kit + more CAD automation is required

• The next Smart Interposer ?

- Photonic Interposer !!!
- Convergence of 3D & Photonics



Y. Thonnart & al. ISSCC'2018













XSI tool, Mentor Graphics



Silicon photonic

OPTICAL COMMUNICATION ON INTERPOSERS

Key technologies for chip-to-chip photonic communication



PhoxTroT: Silicon Photonic Interposer

The objective is to develop an underlying technology to enable next generation photonics to overcome these challenges and leverage low-latency and high-bandwidth communication.



Tolga Tekin, SIIT





•

...

ANALOG COMPUTE-IN-MEMORY ACCELERATORS FOR ML SUPPORTED BY NEW MEMORY TECHNOLOGY







CONFIDENTIAL



- Use memory array for massive parallel analog implementation of multiply-accumulate operations in DNN layer
- Memory array stores weights <u>and</u> implements a logic function (MAC) in analog fashion
 - \rightarrow compute-in-memory
 - \rightarrow computational memory
 - \rightarrow neuromorphic computing

ເງຍອ

ANALOG COMPUTE-IN-MEMORY ACCELERATORS FOR ML CHALLENGES









Analog synaptic processing



Neural Network architecture

Compute performance efficiency

	Inference	Training
Resistance	1-100 MΩ	1-100 MΩ
# Levels	100	1000
Weight set / update	To desired level	Symmetric

Output

Input



Application example : Universal Multiport Interferometers

- Implementation of any linear transformation between multiple channels
 - Factorization of any *N*×*N* unitary matrix into a sequence of 2x2 unitary transformations
- composed of a regular mesh of beam splitters and phase shifters
- straightforward fabrication using integrated photonic architectures and ready scalability



Sunil Pai et al, "Matrix Optimization on Universal Unitary Photonic Devices," in PHYSICAL REVIEW APPLIED 11, 064044 (2019) William R. Clements et al, "An Optimal Design for Universal Multiport Interferometers," in Optica Vol. 3, Issue 12, pp. 1460-1465 (2016) Reck et al, "Experimental realization of any discrete unitary operator," in Phys. Rev. Lett. 73, 58 (1994)

19

BIRD'S EYEVIEW OF THE TEMPO PROJECT





ECSEL 2018^(*)

(19 partners, 33 ME budget)

Innovative Design : CNN and SNN

Different Memories

MRAM **FeRAM** PCRAM **OxRAM**

Silicon Technology

300mm Silicon wafers 22 and 28nm FDSOI technology







(*) The TEMPO project has received funding from the Electronic Components and Systems for European Leadership Joint Undertaking under grant agreement No 826655. This Joint Undertaking receives support from the European Union's Horizon 2020 research and innovation programme and Belgium, France, **Compare Sw**itzerland, The Netherlands.



Production-Level Maturity



Concept (and CEA proposal): Bring computation closer to the memory (SRAM-Based technology) 2030: data centric



IN-MEMORY OR NEAR-MEMORY COMPUTING?



K. C. Akyel, DRC², 2016
 S. Aga, Compute Caches, 2017
 Y. Zhang, Recryptor, 2018
 A. Agrawal, X-SRAM, 2018

Source: R.Gauchi, VLSI-SoC 2019

leti

Ceatech



C-SRAM -> SOME RESULTS / 2 APPLICATIONS

• AES - Advanced Encryption Standard application

Cryptography	Scalar vs. C-SRAM	
Clock Cycle	x84	
Energy (nJ)	x47	

• Frame Difference application

	Clock Cycle		Energy
Image size	Scalar vs. CSRAM	SIMD vs. CSRAM	Scalar vs. CSRAM
4x4	x32	x3.9	x18
VGA	x6614	x260	x 32

Source: CEA Leti





Memristors or better memristive devices as common roof

"If it's pinched it's a memristor"



J. Walker, Memristors and the Future http://www.nobeliefs.com/memristor.htm







Adopt Foundry Model from Electronic ICs to InP PICs

Like Electronics: Make Building Blocks, Separate Design from Process





All-Optical Memory



6 mm



All-Optical Neuron for Computing

Breaking von-Neumann Bottlenecks

spikes encode the timing between input pulses







Optical crossbar arrays: Integrated Solution

Concept demonstrated in bulk optics

- Backpropagation training of neural networks with hidden layers
- Large setup, slow electro-optics, stability issues



Yuri Owechko and Bernard H. Soffer, "Holographic neurocomputer utilizing laser diode light source", 1995

Our approach: Miniaturize using Integrated Optics

- Electro-optic conversion and beam shaping optics on a silicon photonics chip
- Memory: Photorefractive thin film on silicon



The rise of co-processors

Light₩n

A Fourier transform can be obtained thanks to the use of lenses.

An O(n^2) operation becomes an O(1) operation in optics

- Optical Synthetic Aperture Radar Processor
- Optical Correlators for Pattern Recognition
- Joint Transform Correlator, etc...

Source:

- Alain Bergeron, (2000), "Optical correlator for industrial applications, quality control and target tracking", Sensor Review, Vol. 20 Iss 4 pp. 316 – 321
- <u>http://www.phys.unm.edu/msbahae/Optics%20Lab/Fourier%20Optics.pdf</u>
- Fourier Optics, J. W. Goodman, Mcgraw-Hill, 1996



Figure 1: Fourier Transform by a lens. L_1 is the collimating lens, L_2 is the Fourier transform lens, uand v are normalized coordinates in the transform plane.

ent vehicles with complex background and white foreground showing high intensity. Left: objects well ht: one of the cars to be detected is occluded by a jeep



Plate 3 Optical correlations obtained with the images of Plate 2. Top: correlation planes, bottom: three-dimensional plots of the correlation planes. Left: the images with the two cars entirely separated. Right: the rightmost correlation peak corresponding to the occluded car. The white foreground correlation corresponds to the small hill behind the correlation peaks



Create and deploy hardware





Light ℜn

Copyright LightOn

Science Fiction Success Story SFSC

- Description of a future achievement
- Ambitious but realistic
- Description of the innovation
- Quantitative information
- How this has been prepared and achieved: European players involved
- Translation of the advantages into answer to societal challenges: for people directly connected to the field, for the European citizen



December 3, 2019

What as not work: provider-user research chain

- Some elements that will help you to guide your research, to assess it potential for downstream users, to compare it to state-of-the-art other technological solutions. Just to mention some of the ideas we have in mind:
 - Data sets
 - Benchmarks
 - Small application kernels
 - Communication patterns
- Symmetrically you may have challenges that you would like upstream teams to solve. If you
 are able to define what you are interested to get, it can help other research teams to focus
 on your concerns.



December 3, 2019

Take away

• Future will be diversity



• Integration is a key element



Potential recommendations

- For developing European technologies
 - New long term projects with real co-design but on very little kernels
 - Specification of API at package level
- For application development
 - Modular approach with skeleton of operations that could be accelerated
 - When possible analyze data precision requested by your computation





Questions ?

EXDCI-2 General Presentation



The EXDCI-2 project has received funding from the European Unions Horizon 2020 research and innovation programmed under grant agreement no. 800957.